
U-CODE HANDBOOK REV 2

P 4 0 0

HIIJ 4-6-76

1/29/16 MAL INDEX Rev 3/15/76 2 4/6/76 Topic rage Index Block Diagram 2-3. 11- Code Word and Field Description. 1. u-code Word 4-5 2. Bus B 3. Bus D (includes shifts-ends, addressable latek) 7-9 4. Register File (includes Control Pamel Operation) 5. ALK Modes 10-13 14-17 6. Destinations - Times 18-34 7. IAC's includes · ChiT 35-39 Control Unit - Next Address Cincludes Jump Codes] 40-51 II Calculating u-step Times 52-53 K400 - u-code assembler definitions 54-65



M-CODE WORD pefined by Paracle Ran. Bil let Pefault In never by 8 combinations fixed LBB SPEC> KRF SPEC> IF LEFT, RIGHT not obvious BBH available : see list 2 & BBL 3 Select 64 combinations PROM <OP SPEC> T ALH. KR Macra; athers gonerated from the CIN use specific ALU mades, Extensive, error checking done ALL Mhousands yossille. CIN= (ALC) CIL See associated list for on selected Modes, 1 sclect C16= CALC The 64 defined Nodes. I and Mode Source O CALC= I select D Many different C= (Lils 11-13) SREM SPEC VIITIO SETLATAH N 10) Indefungtions, pendent KESETLATCH N よ= (おた10) REAPTO'S KERINTE Biti(12, 13) gethered Inte BDX= (6)Ts /0->11) Selects. SETPLATOH N Mis one field KERCAI) MEMORY RESET DLATCH N IISM EMEMISPECY 4 Lits plue IAC SAFT! <BD SPEC> 14) BOH note: Lales specifies REAH LANSANT 2. regulees THESHET for skirts scleat one pf 32 15 Y BOL possible BU ruables 16 Source (Cice list) ... 19 Reguler 20 Files 21 (Select See The associated list LRF mormenic for the vorious direct and indirect addresses presible. set if KCD is a source 25) BD Early it =1, wo RCD (cache Read, Mupped) if = 0 use BD early MB One for other cases set if EAMMA or PAMA 26 (Gache Control if = 1 select RP (early and late) if = 0 select. REA

28 (See Clack)

Clock Clock Control = DM X O = Inhibit DM X O Check Control = DM X O = Inhibit DM X O Check Codol Parity Parity bit is built by assemble- O Control = DM X O = Inhibit DM X O Check Codol Parity Parity bit is built by assemble- O Control I = DM X O = Inhibit DM X O Control I = DM X O = Inhibit DM X O Control I = DM X O = Inhibit DM X O Control I = DM X O = Inhibit DM X O Control I = DM X O = Inhibit DM X O Control I = DM X O = Inhibit DM X O Control I = DM X O = Inhibit DM X O Control I = Inhibit DM X O Control I = Inhibit Inh	Bit Field Default Defined by 21 } UA 30 } Inde- pendent 0 Action 0 31 32 } UIS Action 0 35 IA Cooles 0 31 37	Influenced by ATTME SPECY SREND SPECY ACT SPECY LEEN PEST > (others)	Description Several IAC's are often used at our tiour, see The IAC list for details
46 Check (odol Parity) Parity bit is built by assemble- 17 Control 18 Select =3(EMIT) = SHORT JUMP =0 Jump =2 Select BCY < CS spee) 19	28 39 40 40 41 41 42 43 43		Each of the 128 rooles selects at graup of registers to be clocked (updated) and a time to be used.
EHIT } if 19=1 form } if 49=0 } C=CUECOVE SAUTIHE NAME } NA BIT 3 (Data } if 49=1 form } if 49=0 } Like 56 Value) } NAME like NAME } SNA Lit 14 Some CATA VALUE Some CATA Term } Some CATA VALUE Some CATA TERM } SOME SAUTE NAME SNA Lit IS COTO > Fetch PSOO - PSOO or Sectored Some CATA NA Lit IS COTO > PSOO or Sectored Some CATA PSOO or Sectored PSOO	18) Select =3(EMET) = SHORT JUMP	=.0]Ju	NA =1 3elect BCY (CS spec)
SPEC) Select. NATO = (1 14 Value) (ectores)	EMIT } if 49=1 form } if SAU like NAIL } SAU like NAIL } SAU like NAIL } Value } AND like NAIL } SAU like NAIL } SAU like AND IF SAU LIKE } RCM= NAIL LIKE } SAU LIKE J SAU LIKE	f 49=0} a=CVECOVE NA BIT 13 49=0 } Like 56 July 19=0 Scleet CVECOVE NA LIT 14 Son CNTN Term NA LIT IS (60) (mp Condition Talue Cata	3 EAF 7 TA 1 PS00 Relative Fetch Relative Fetch Sectored Fetch - Sectored Fetch PS00 or Sectored Sectored Sectored Sectored

US 8 MHJ 1-28-76

Bus B consists of two 16 bit buses called BBH and BAL.

Each has 4 sources. The 3 bit u-code field which selects

Bus b inputs allows each High source to be selected

with 2 Low sources. A table follows showing

the possible combinations.

	code	8811	BOL	·
			so we so	
	0	RCM	RCD	
	1	RCM	RDL	
	2	RDH	RCD	
	3	RDH	RDL 1	
	4	RMAH	RMAL	
- Indiana and an indi	5	RMAH	RCM	· · · · · · · · · · · · · · · · · · ·
	6	RCD	RMAL	
	7	RCD	RCM	

BUS D MHJ 1-28-76

Bus D consists of two 16 bit buses called BDH and BDL.

BDH has 10 different sources. BDL has 8 sources.

Dus D can be used two times in one u-code step.

These uses are called Bus D Early (BDE) and Bus D Late (BDL).


BDE is a limited capability as only REA or RP can be selected at this time. There is only one possible destination: RMA.

The u-code field which controls this also specifies if cache is to be used this step or not. The encoding is:

01	REA RP		EARLY				
2	_REA		LATE				
2	NULL						
. 3	RP	90	LATE				
4	REA	BD	EARLY	USE	CACHE	(RCD)	
5	RP .	BD	EARLY	USE	CACHE	(RCD)	
6	REA	*		USE	CACHE	(RCD)	
7	RP .			USE	CACHE	(RCD)	

Bus D late selections are controled by a four bit u-code field and IACSHFT. The following table summerizes the possibilities. Codes 0-17 do not have IACSHFT, the others do. The next table shows the shifts which may be specified.

4.1



1400 µ-code Addressable Latch

REVI 1/28/2

Cleared by IAC FETCH with SETLATCH or-

Bits	U50	Name
0	if set, inhibit address Trops St executed	EADRIK -
1	St executed	FSPLUS
2	-s executed	FSMINUS.
3	Source for BPA99.	BLA99
U	Source for BPAOO.	BPADO
4	J. Seralch	ADZ
7	Scratch used by IN 032, CEA	ADLT

Possible. Shifts and ENDS Legal Requests: Action. RC4 KCH 14-717 10 L SHIFT ARIGHT E= 0. LRL 10 .. LRL MAITIPLE MPY acilhuetic 10. E= LINK E= ALHOI ROTATESIRIGHT ROTATES SRIGHT AKK HOLE IN MIDDLE RCM10 = 0 (all shifts above are legal). MRILL 225 2. SHIFT HLEFT E= D E= LINK 126 Maltin La 48.6it E = REAHO! are legal) HOLE IN MINDIE SHIFT A SLEFT ROTATED LLEFT ROTATED SLEFT

```
Diagnostic Status Word (DSW)
86 bits, Registers '34, '354'36 (named DSWRMA, DSWSTAT, and DSWPB)
  TEEts ],32: DSWRMA T
    33,48: OSWSTATH
                                       Valid on all checks except Power Fail
                                       as follows:
       49,64: DSWSTATL
     65,80: DSWPB
                                          UP
                                                    55W2=
                                                              13
                             5 .
                                     7
                                             9
                                                          121
                                                                  14
                    3
                                б
                                                 10
                                                                      15
           ٠,
                2
                                         8
                                                      11
               34 1
                    35 | 36
                            37 | 38 | 39
                                         4Ø
                                             41 | 42 |
                                                     43 |
                                                          44
                                                              45
                                                                  46 | 47 |
                                                                                 DSWSTATH '
           33
                                         R
                                              Ξ
                                                  Ξ
                                                                       0
                M
                    М
                        M
                            Machine
                                                    Bup
                                                          RP Backup
            C
                                              C
                                         C
                                                  C. linv
                                                                       M
                            Check Code
                                                                          Bus
                                                          Count
            ı
                                              C
                                                  C
                                                                       X
                                         М
                                              и
                                                  C
                                                 DIX.
           RESERVED
                                                       PR BAKEP.
                                                         12 13
                                                                  14 15
                                 б
                                         8
                                                  10
                                                         28 | 29
                                                                  30
                18 19 20
                            21
                                 22
                                     23
                                         24 1
                                             25
                                                 26
                                                      27
                                                                      ~31°
                                                                           32
                                54 | 55
                                         56
                                             57
                                                 58
                                                      59 | 60
                50 | 51 | 52 |
                            53 |
                                                                  62 | 63 |
            49
                    ECCC Syndrome
                                         lod Reservedi
           Reserved
   33: CI=Check Immediate
   34: MC=Machine Check
   35: MP=Memory Parity (ECC)
    IG: MM=Missing Memory
Rechine Check Code
       Ø=Peripheral Data (EPO) Output
        I=Peripheral Address (SPA) input
       Z=Memory Data (EMD) Cutput
        3=Cache Data (RCD)
        4=Peripheral Address (EPA) Output
        5=ROX-BPO input
6=Memory Address (EMA)
       7=Register File
   T40: Not RCM Parity (Reset for RCM Parity error - XCS only)
   T41: ECCU=ECC Uncorrectable Error
   74Z: ECCC=ECC Corrected Error
   43= Bup Inv=RP backup count (44-46) invalid
44,46: RP Backup Count-amount RPL (DSWPB) was incremented in current instruction
    47: DMX, set if check occurred during DMX
   748: 10 Bus, set if check occurred during DMX, P10 or interrupt u-code
49.50: Reserved
   [55: ECCC Syndrome=5 syndrome bits on a corrected error
    56: Mod #=Low order address bit of memory module causing the error
57,58: Reserved
 59,64: u-Verify test # set on failure during Master Clear or VIRY instruction
·Yat Edity:
                      :1-33,43,47-48,59-80
      Always
      if bit 34 set :37-4Ø
             35
                      :41-42,56 If bit 42 set:51-55
             36
      if bit 43 reset:44-46
```

It is the responsibility of the check handling software to clear the DSW after a check has been processed.

SSI		SS2	SS3	SS4	SS5-16
	пb	absolute		high half	
 register	down	CRS		low half	\$511-16
	пb			absolute:	Physical Address 95-00
тетогу	down			mapped	·· Segment #

Notes: With all switches down, control panel works exactly as for the P-300 following either a Master Clear or a HALT if not running in segmented mode. It is necessary to make mapped memory accesses if address traps are to be generated. If running segmented, memory accesses will be mapped to segment 0 unless an explicit segment number is entered in SSS-16.

Registers: Register address is in address register (switches down)

For CRS, only low order 5 bits are used; for absolute,

only low order 8 bits are used Y+1 (STORE/FETCH) operates

exactly as for memory with the address being pre-incremented.

Null Vector: in P-300 mode, if an external interrupt, fault, or check attempts to vector through a memory location containing a 0, the following action is taken:

HALT

data and address lights cleared

RP = address trapped

PBH = RPH

TR2L = address of vector

rd	ode scra	tch		DMA		•	•	Current R	egister Set	(CRS)	
:FØ		•		4		RFI	 CRS	• • •	••••	RF2	RF3
der	[High	Low !	Cell	High	רסא	Addr	Cell	- High	Low	Addr	Addr
0_	TRØ	-	0			40	_ 0	GRØ		100-	140.
(ואז	-	. 1	į.		41	1	GRI	-	101	141
3	JR2		_ 2	. 1		42	. 2	GR2(1,A,LH)	-(2,8,LL)	102.	
3_	TR3		3			43	3	GR3(EH)	-(EL)	103	3
4	TR4	 .	. 4	1		44	4	GR4 .	-	104	144
4 5 6 7	TRS	-	. 5			45	. 5	GR5(3,S,Y)	-	105	145
_6	TR6		. 5			46	6.	GR6	-	105	145 .
	TR7	-	7			47	7	GR7(Ø,X)		107	147
EG	RDMXI.		10	. 1		50	10	FRØ(13)	-	110 .	150
RE_	REMXZ		.11	I		51	1.1	-	-	111	151
12		RATMPL	12	. }		52	.12	FR1(4)	-(5)	112	152
13_	RSGTI		. 13	į	:	53	13	-(6)	-	113.	153
14_	RSGTZ.		14	1		54	14	P8		114.	154.
15	RECCI		- 15			55	15	\$8(14)	-(15)	115	1,55
16	RECC2		. 16	•		.55	.16	LB(16)	-(17)	116	156
: 1 <u>17</u> _		RECIV	17			57	17	X8		117	157
20	ZERO	ONE	20	(29)	(21.)	60	20	OTAR3(10)		120	150
21	PBSAVE	- .	. 21	(00)	,	61.	21	DTAR2		121	161
22_			22	.(22)	(23).	62	22.	OTARI		122	162
25_		···	.23		1961	63	23	DTARØ .		123.	l:63
24_ 25_	!	- · · · - ·	. 24	(24)	(25)	64	24	KEYS	(modals) _	124_	lic4.
23_			25	106	/	65 66	25 35	OWNER		125.	165.
25	.		. 25 27	(25)	(27)	67	26 27	FCCOE(11).	-(12)	126	166
27 30	PSWP8		. 3Ø	(3Ø)	(31)	70	27. 30.	TIMER	[-(12)	127.	167
31	PSHKEYS		31	רשבו	(31)	71		I I I MER		130	170
32	EPA:PLA	PC8A	.32	(32)	(33)	72	.31 .32			131.	171 172
7	99.218	FC88	33	(32).	1771	73.	33			132	17.4
	SWRMA.	1,000	34	(34)	(35)	74	33 34			134) - 1 4
35	TATENED	-	35	1.J-7.	1227	75	35 .			135	175
35_	05:498	_	. 36	(36)	(37)	76	35 . 36	•		136	176
377			37	1207.	1347	177	.37	7		137	177
	-					3	ه بد.			- 101	8 <u>8 /</u> 3

show P300 address Happ - KEYSL (Modals) CCL ΕΧ | Mode Adr. Mode FLEX=Ø allows FLEX Faults " ENB: · Set=enable interrupts Ø 165 VIM: Set=Vectored interrupt mode ľ 325 CRS: Current Register Set 2345 **64R** MIO: Set-mapped 1/0 Set=Process Exchange Mode 32R PXM:

Register Files

and Mapping

Set=Segmentation Mode

Machine Check Mode

Figure 16.

SEG:

MCM:

n Dispatcher SD: Save Done

6

321

64V

```
RF select-P400 -1 12. 147
   SelecTRF Encode (in Rom 18724)
   Function
                                           octal
                           18 19 20 21 22 23 29
- ti-code addressed
                           10 < 0 = 37 →
                                            100 ->
  scratch locations.

(1's compliment of RCH's.

20:->24) (TRO = 137; TRI= 136 etc.)
                                            1.3.7
2. u=code addressed
                           1/←0⇒32→ 140→
    Register Set locations
                                          1.77
    (1/s compliment of KCH's =
20. u=code addressed switch from (XCI) To RYCS) 170

3. Bose Registers (BR) 0001 XXX 010

of active Register Set

(from BBH15, BBH16)
4. DIAR Registers
                            0010XXX 020
    (from BBH5, BBH6)
5. RPA addressed DMA channels
                           0011XXX 030
6. REAL address entire
                           OLDOXXX
                                            040
    file (1's complinent)
7. Address Trap Mapping
                           OIOIXXX
                                            050
 8. GRICRS)
                                            066 All-159
                           011011X
 9. GR_(RSN)
                                            06-4 Curreni
                           0.11010X
10. GR CFSN)
                                            062 Registe
                           011001X
                                            0 60 Set
                           0.11 0.00 X
12. GR (KO)
                           011111.X.
                                            076
                           011110X
13. GRCRON)
                                           074
    GR(FD)
                           OLILOIX
                                           072
                           011100X
```

^	LU_MODES	MIJ	1-29-76	a a marangan na a a a a a a a a a a a a a a a a	13 - 147 13 - 157 148 - 158 -			14.
		•		•			•	
A			1-29-76				Tamburas desirings free transfer of the	
<u>, n</u> u	mber of	combination	ALU's in this in the contract of the contract	they may !			· · · · · · · · · · · · · · · · · · ·	roomenene mande on green has a not
ar		ized in the	following t	table.				•
•	KEY:	Ann. Am	ADD FOR ASSEI	ANI FR	•	•	•	
~~ ·~•· ••			THE H INPUT		** ** *** *** *** *** *** *** *** ***	• • • • • • • • • • • • • • • • • • • •		****
								FOR ASSEMBLER
			IF C= 0, St					g
i •			FROM ALL AL					
	DA	DECREMENT	THE A INPUT	IF C= 0.	TRANSPOR	T IF C= 1.	. IA= DEC	FOR ASSEMBLER
		INDICATES	HARDWARE MOI	DE SWITCH	FROM ONE	OPERATION	TO ANOTHER	?
								DORESS FORMATION
	Other sy		ised but are					
				•	•			

ALU-14. EM4 RCM8 \mathcal{H} H 4 L C AMA AMA Col Chil 0. TB 23 JA O O IA TA 3-4 STA 5/12 col CoiT 5 col cbit DA DA 20 0 TA col .0 IA TB 0. JA TA TB TB IA 5 5.2. 0 AORB AOKE 0 TB. TB A A/B Note A/TA TB A - 0 60. IA TA 20 0 0 OR OR TB .0. AND TB 22 AND AND TA COL COIT 25 · A/s TA col cal ChiT XOK XOK GOL CLIT 27 IA DA NOTS NOTE IA 30 NOTA NOTA IA 70 10 O IA 1 72 TB O. TB. S. 0 1 74 A AMOB AAMOB OR XOK T/4 S 10 TB 76 TB OK

Added. 120/17

ALD OFFRATIONS USED BY PAUD U-CODE

The tolowing list of ALU-operations is the total of those understood by the u-code assembler. They can be read as follows: A 10 or 32 in the name indicates that the assembler will take a non ALX= type statement. For example:

Lu A FIRE RDH => ...
uses the fitus16 entry in the fist.

for the other operations, the form ALH= TA etc. is used. The format in the table is ALH|ALL|ALC|(H1) where an unspecified ALU is shown by X. The non-standard carry in conditions specified by CH= or CL= or CC= are appended to the ALU operators.

a cut wen obeine	. U I A s	•	
PLUS 32	100	MPYKPYX	1411
NULL16	106	KEYNFYXLCDIT	141
ADD 32	100	~ 1 v3 5	142
XADDX	*06	XATX	145
XADDTE:	•00	[₽] T A X X	142
NULL32	1 f · f	YA1 o	142
AUDALDXLCE IT	111	THEXXIICULT	443
ADD321.CO11	. 'បា	HPYFSKPYFSX	445
XddAddA	102	MEYESMEYESXLOBIT	144
PLUS 16	102	DECSE	444
ADD 16	7.02	DECYTA	47
ADDXX	102	DECXTA	141
ADDXXIICHT	103	DEC 16	147
ADD TAHCOTT	163	DVXT	147
SUESUBXLCHIT	16.4	TAZEROX	150
SUB37LCBIT	104	TAXTA	156
h180532	105	THEXTA	151
\$0632	* (: f	1NC32	152
2.CRUTATE .	1 C.1,	1nc 16	453
ATE OXX	*66	INCXX	· • 53
XIAIn	\OA	Th3a	154
ZEROTAX	116	X T E X	154
61HUS1	'10	TOTEX	154
MINUSININUSIX	110	7H16	*54.
7 E & O	111	TUTHADD	154
7 FR GZ E R O X	'11	Taxx	154
Y15.16	112	FLYCHNOTEFEICH	156
		FETCHXFETCH	156
-		FEY CHNOTHFET CHC1	157
		FET CHXECT CHC1	157
		AFKAAA	160

HINUS16	113	ADDIHCTA	16C
SU6 16	113	ADDIATAH1.	161
XXTOAG AOA	114	ADD XXH1	101
ACRENOT	114	HTONAX	162
TBAGDADD	116	ZEROANDTO	162
THAT-DADDC1	117	Alkanas	*64
ADDTRADD	120	28 944	164
GR32	122	ANDXX	64
OROKTP	122	AND X T A.	164
OR 1 6	122	AND 16	64
GRXA	• 22	INCINCALORIT	166
LIVLIVIA	124	INCXDEC	167
DIVDIVX	124	BHOT32	170
PINDIAXFCRIL	125	BNOT16	• 70
xor32	+26	NOTEXX	170
xor 16	• 26	NOTEROTEX	*70
A40132*	130	NOT F16	176
1601 x32	* 5 ().	kOTU32	• 70
ANOT16	130	YNO 1(IX	٠٧ű
NOTAXINC	130	NOTEXING	170
NOTA16	130	ATXBION	171
LOLAXYA	131	ZEROTEX	172
175 FROTHC	132	ZERUTBSUB	72
TEXINC	137	ZEROTISUICO	173
To7Lk0X	132.	HODANGGIA	174
TB) TA	133	Xankudija (dila,	174
XORTASUBC1	*34		• •
XORTASUBCO	4.35	·	
T61 EOR	136		
Fort.			

CLOCK INFORMATION REV 4 P400 4/6/76

	uck.	1			,			
50	KTED	CLO	CK REV	4	P400	UCODE 4/6/7	76	
160			16					
O	1	C	000000]	160	•	•	
0	1	Ĺ	000001	3	160	RDH	÷	
0 -	1	Ĺ	000020	3	160	RD		
Ú	1	Ė	000021	1	160	R D	REAH	
Ü	1	C	000040	3	160	RDL		•
O	1	Ľ	000041	3	160	RDL.	REAH	
0	1	C	000000]	160	REAH		•
0	1	C	000061	3	160	REA	•	
0	1	Ľ	000100	3	160	REA	RMA	RPL
()	1	. [000101	3	160	REA	RMA	
0	• • 1	Ľ	000120	1	160	REAL .		
O	1	[.	000121	1	160	REAL	RMAL	
U	1	[000140)	160	RPL		
0.	1	C	000141	Ĵ	160	RMA		
O	1	r	000160)	160	DXMR DY		
	1	ι.	000161]	160	RED		
200			16					
0	1	Г.	000002)	200			
0	1.	[000003	3	200	RDH .		
٥	1	ľ	000022	7	200	R D		
. 0	1	Ē.	000023]	200	RDII	REAL	
0	1	E	000042	1	200	RDL		
- 0	1	Ĺ	000043]	200	REAH		
0	1	£	000062]	200	REA	RMA	
ä	1	Ē	580000)	200	REAL		
ō	1	ī	000102	3	200	REAL	RMAL	
Ō	1	Ĺ	000103)	200	RFH		
Ö	1	C	000122]	-200	R F		
Ö	1	Ĺ	000123	3	200	RFL		

and the second of the second o

					•			
kι	OCK IN	FOR	C. TION I	REV	4 P	400 4/6/76		
00	1 1	נ נ	000142 000143)	2C0 200	RMA MRDY	RFII	
þ		[[000162 000163)	200	R C D MR D Y	R F R C D	RMAL
þ			16		•	•		٠
	1 1 1 1 1 1 1 1 1 1		000004 000005 000024 000025 000044 000065 000104 000105 000124))))	240 240 240 240 240 240 240 240 240 240	RDH RD RDH RDL REAH REAH REAH REAL REAL RFH	RF RF RFII RFL RFII RMA	RMAL
	1 (1 (1 (000125 000144 000145 000164)))	240 240 240 240 240	REAL RF RFII RF RFL	RMAL RMA	•
	1 (1 (1 (1 (1 (1 (-	000006 000007 000026 000027 000046 000047 000066))]	280 280 280 280 280 280 280	RCD RCD RCD RCD RCD RDH	RDN RDN REAL RPL	ROL
0000	1 C 1 C 1 C 1 C	• •	000067 000106 000107 000126 000127]	280 280 280 280 280	RD RD RD RDH RDH	REAL RPL REAU RFII	RMAL

		·				
ú	1	C 000146	T 580 🔩	RDH	RFL	•
Õ		- Pr 12	7 280	RDH	RPL	
Ö			1 280	RDL		
0		000167	1 280	. RDL	REA	RMA
			•	• •		
A085		16				
	- ,	•	•			·
0	1		A085 [RDL	RMA	•
O	1		3 280 V	REA		
0	1		X 085 C	REA	RMA	RPL
0 .	1 . 1		280A	RDL	RFL	
0			A085 [REA .	RPL	•
0	1 !	000055	3 580 V	REAM	RFH	•
0) 280A	REAH	RF	
0			V082	REAL	RMAL	RPL
۵	1		3 280A	RFH	•	• .
U	امد 1		1085 E	RF	y .	
0	1 🐺	C 000134 3	280A	RF	RPL	
0			A 08 S C	RFH	RPL	
0	1	C 000154	A085 C	RFL		•
Ü			A 085 C	RPL		٠.
.()	1		3 280 V	RMA	•	
O	1	000175	V 580 V	R F	RMA	
					•	
2808		11				
0	1	. 000012	3 2808	RPL		
Ö			3 5 5 0 6	RCD	RF	
۵	-		2808	REA	RMA	
Ö			2808	MRDY	RCD	
ű			2808	MRDY	RFII	
0			2800	MRDY	RDH	
û			2808	RCD	RDH	'RPL
Ö) 280B .	MRDY	R F	RMA
Ü		•	7 580B	MRDY	RFIL	RMAL
0) 580B	RDL	R F	
0			3 2808	RDII	REAL	
U		. 000134	4 6600	KPII	1. p. 1. p.	

			•				
320		15					
0 1	E	000010]	320		,		
0 1	Ē	000011 1	320	RD		•	
0 1	Ē		320	RD	REAL	RMAL RPI	L
U 1	C	000031 3	320	RDH	REAL		•
0 1	C	000050 3	320	RDL	RFL		
0 1	C	000051 3	320	REAH	R F		
0 1	C	000070 3.	320	REAL	RMAL		
0 1	C	000071 3	320	RFH	e.		
0 1	C	000110 3	320	RF		•	
0 . 1	Ľ	006111 J	320	RFL ·			
0 1	. [000130 3	320	RCD	R F	•	
0 1	C	000131 3	320	RD	REAL	RPL -	
0 1	C	000150]	320	RD	RF .		
0 1	C	0001 51]	320	REA	RF	RMA	
0 1	C	0001 7 0 - 3	320	RCD	RDH	. 1	
360		11				•	
•	1	1					
0 1	E	000016 3	360				
0 1	E	000017 3	360	RFII .	•		
0 1	C	C 850000	360	RF	•		
0 1	£	000037 J	360	RFL		•	
0 1	C	000056]	360	RCD	RDH		
0 1	. (000057 3	360	REA	RFL	RMA	
0 1	C	000076 1	360	RDL	REAL		
0 1	[000077]	360	RDL	RMA	•	
0 · 1	[000116]	360 .	RPL		•	
0 1	E	000117]	360	RDL	REA	RMA	
0 1	C	000136 3	360	R D	REAL	RMÅL	
DXMRDY	٠	1					
0 . 1	C	000160 3	160	DXMRDY			
YRDY		7					

						•		
0	*	Ĺ	000143	200	MRDY	RFII .		
0	1	E.	000163	200	MRDY	RCD	RMAL	
O	1	. [000033	260B	MRDY	RCD		
0	1	Ľ	000052	2808	MRDY	RFII		
0	1	Ľ	000053	280B	MRDY	RDH	•	
O	1	٦.	000073	2808	MRDY	-RF	RMA	
'O	. 1	C	000112	2806	MRDY	RFH .	RMAL	
İ			jan			•	•	
CD			14	•				
‡ ₀ .	1	C	000161	160	RCD		•	
0	1	Ľ	000162		RCD	· RF		
0	1	C	000163	200	MRDY	RCD	RMAL	
O	1	. [000007		RCD			
0	1	L	000026	280	RCD	RDH	•	
0	1	. [000027	1. 280	RCD	RDH	RDL.	
O	1		000046	280	RCD	REAL		
0	1	70	000047	280	RCD	RPL		
0	1	ζ.	000013	280e	RCD	RF		
0	1	Ľ	000033	2800	MRDY	RCD		
0	1.	E	000072	808	RCD	RDH	RPL	
· O	1	Ľ	000130	320	RCD	₽ F		
ļ D	1	[000170]		RCD	RDH		
0	1	Ľ	000056]	360	RCD'	RDH	•	
) }			12		•		`. •	
l								
; O	1	C	000050]	• -	R D	•		
0	1	Ĺ	000021 7		RD	REAH		
()	1	Ľ	000022 3		R D,			
0	1	C	000024]		R D	_		
()	1	C	000067]		RD		•	
O,	1	C	000106 3	•	RD	REAL	RMAL	
0	1	C	000107 3		R D	RPL		
Û.	1	[000011 3		R D			
0	1	Ľ	000030 3		RD.	REAL	RMAL	RPL
0	1	C	000131 1		· RD	REAL .	RPL	
0	1	C	000150 3	320	RD	RF	•	

•								
1) 1	Ľ	000136	J	360	R D	REAL	RMAL
D)	t	-	18	. •				
. () 1	C	000001	3	160	RDH		•
! ([. 000003	3	200	RDII		
. () 1	E	000023	3	200	RDH	REAL	
1 () 1	Ĺ	000005]	240	RDH		
10	i 1	C	000025	3	240	RDH	R F	
1 () 1	C	000026	.)	280	RCD	RDH	•
C) 🦛 · 1	_	- 000027	3	280	RCD	RDII	RDL
i		C	880000	3	280	RDH		
i (t	000126	3	280	RDII	REAH	
1 () 1	C	000127	.]	280	RDH	RFII	•
<u> </u>) 1	* 5	000146	3	280	RDH	RFL	
10) . 1	E	. 000147]	280	RDH	RPL	
10) 1	E.	000053]	808S	MRDY	RDII	
10		C	000072	3	2808	RCD	RDH	RPL
10) 1	C	_ 000132]	2808	RDII	REAL	
ી ()	C	000031	3	·320	RDH	REAL	
.; (000170]	320	RCD	RDH.	
10) 1	C	000056	3	360	RCD	RDII	
1			•				•	
DI	•	1	14	`	•		•	
į (ı . 1	C	. 000040	3	160	RDL		
() 1	C	000041	3	160	RDL	REAH	
10) 1	E	000042].	500	RDL		
() 1	[000044	3	240	RDL	RF	
. () 1	£.	000027)	280	RCD	RDH	RDL
10) 1	[000166	3	280	RDL		
10) 1	Ľ	000167)	. 580	RDL	-REA	RMA
ું () 1	r	000014)	280A	RDL	RMA	
5 (ι	000035	3	280A	RDL	RFL .	
. (ſ.	000113]	2806	RDL	RF	•
) 1	Ĺ	000050	}	3.50	RDL	RFL	
•) 1	. [000076]	360	RDL	REAL	
	ີ 1	_	000077)	360	RDL ,	RMA	

0	1	Ĺ	000117	1	360	RDL	REA	RMA
REA			12		•			
0 -	1	E	000061	3 .	160	REA	•	
0	1	C.	000100	3	160	REA	RHA	RPL
0	1	C	000101	3	160	REA	' RMA ,	
O.	1	C	000062	3	500	REA .	RMA	•
0	1	C	000167	1	280	RDL	REA	RMA
Ú	' 1	C	000015	Ţ	280 A	REA		
u ·	1	Ľ	000034)	SHOY.	REA	. RMA	RPL
O	1	E	000054	3	280 A	REA	RPL	
0	1	Γ.	000032]	2805	REÀ	RMA	• .
0	1	Ĺ	000151	3	320	REA	. RF	RMA
0	1	Ľ.	000057	3	360	REA	RFL	RMA
0	1	C	000117	3	360	RDL	REA	AMA
REAH			11				•	•
0	17	C	000021]	160	RD	REAH .	•
0	1	C	000041]	160	RDL	REAH	
0 ,	*1	[000000	3	160	REAH		
0	1	C	000043	3	200	REAH	**	•
0	1	Ľ	000045	3	240	REAH	RFH .	
Ü	1	C	000064	3	240	REAH	RF :	
n	1	τ.	000065	3	240	REAH	RFL .	
0 '	1	C.	000126	3	280	RDH	REAH	
. 0	1	. [000055] .	5 20 V	REAH	· RFH	
0	1	Ĺ	000074	3	280A	REAH	R F	
Ω	1	Ĺ	000051	3	320	REAH	RF	
SEAL			18		•		•	
0	-1	[.	000120	3	160	KEAL		
a	i	ï.	000121	j.	160	REAL	RMAL	
Ö	1	Ē	000023	j	200	RDH	REAL	
o O	1	Ē	000063	ĵ	200	REAL .	, 	
. 0	i	נ	000102	j	200	REAL	RMAL	
· u	ı	L.	UNUIUL	هب	euu ,	N to (1 to	KIII L	

1			•	•	•			
0	1	Ľ	000104 3	240	REAL .	,	•	•
Ω	1.	Ľ	000105]	240	REAL	RFII	RMAL	
O	1	ב	000125 3	240	REAL	RMAL		
O	1	Ľ	000046 1	280	RCD	REAL	•	•
O	1	Ĺ	000106 3	·280	RD	REAL	RMAL	
3	- 1	Ľ	000075]	280A	REAL	RMAL	RPL	
)	-1	C	. 000132]	2800	RDII	REAL		٠.
ρ	1	1.	000030 3	320	RD.	REAL	RMAI,	RPL ·
0	1	Ĺ	000031]	320	RDH	REAL		
O.	1	Ľ	000070)	320	REAL	RMAL	•	
C	1	C	000131 3	320	RD	REAL	RPL	
O	1	[000076 3	360	RDL	REAL		
0.0	1	[000136]	360	R D	REAL	RMAL	
Á								
1			20 .	•		•		
i		•				:		
, O	1	C	000122]	200	RF			
0	1	C	000162]	200	RCD	RF		
· 0	1	C	000025]	240	. RDII	. RF		
3 .	1	Ĺ	000044 3	240	RDL	RF		
O	1	E	000064 3	240	REAH	R F		
0	1	Ē	000144)	240	RF	RMA		
Ò	1	Ĺ	000164 3	240	RF	•		
þ	1	E	000074]	280A	REAH	RF		
D	1	Ĉ	000115]	X082	RF	.•		
. 3	1	E	000134 3	X082	RF	RPL		
Ö	1	Ĺ	000175]	280A	R.F	RMA		
0 0	1	Ε	000013]	2808	RCD	RF	•	
	1	Ē	000073 3	808	MRDY	RF	RMA	
ัว	i	Ē	000113 3	2808	RDL.	RF	****	
3	i	Ē	000051 3	320	REAH	RF		
ว	1	Ē	000110 3	320	R F	•••		
Ö	i	Ĺ	000110 3	320	RCD	RF		
3	i	[.	000150 3	320	RO	RF		
j	1	Ċ	000150 3	320	REA	R F	RMA	
3	4	נ	000036 3	360	RF	14 1	1, 1 1 1,	
		L	000000 1	, J 00	17.1			

1							
0	1	Ĺ	000103 1	200	RFII .	A	
0	1	Ĺ	000143	200	MRDY	RFH	
Ď	i	Ĺ	000045 3	240	REAH	RFH	•
O	i	Ē	000105)	240	REAL	RFH	RMAL
Ô	. 1	Ĺ	000124	240	RFH	RHA	•••
ä	1	Ē	000145	240	RFII	•	
Ğ	i	č	000127 3		RDH	RFH	
ō	1	Ĺ	000055 3	A 0 8 5	REAH	RFH	
Ô	1	Ĺ	000114 3	280A	. RFH	•.	
	1	Ċ	000135]	280A	RFII	RPL	
ů	1	ľ.	000052]	280B	MRDY	RFH	•
	1	C.	000112]	2808	MRDY	RFH	RMAL
0	1	Ç.	000071 3	320	RFH		
G	1	. [000017 3	360	RFH	•	
					•		
L.		•	10	•	•		
0			<u>.</u>		•		
0	1	[.	000123]	200	RFL		
0	. 1	[000065 3	240	REAH	RFL	
0	1	Ε.	000165]	240	RFL		
()	1	C :	000146 3	280	RDH	RFL	
G	1	T.	000035 1	280 A	RDL	RFL	
(i	1	E	000154]	280 A	RFL		
0	1	[000050 1	320	ROL	RFL	
0	1	C	000111 3	320	RFL		
Ω	1	Ţ	000037 1	360	RFL		
0	1	C	000057]	360	R.E.A	RFL	RMA
A			18				
<u>ο</u> .	1	£.	000100 3	160	REA	RMA	RPL
0	1	נ	000100 3	160	REA	. RMA	***
Ö	1	[000141 3	160	RMA		
iO	1	r r	000041 3	-500	REA	. RMA	
	-	[000142 3	200	RMA	KIIA	
0	1	r [240		_ RMA	
0	1		000124]		RFII		
G	1	C	000144 1	240	R F	RMA	

0	1	Ľ.	000167 3	580	RDL	REA	RMA	
Ü	1	Ĺ	000014 3	280 A	RDL	RMA		
0	1	£	000034 3	A085	REA	RMA .	RPL ,	
0 "	1	Ĺ	000174]	280 A	RMA			
O	1	Ĺ	000175]	260A	RF	RMA.		
O	1	C	000032 3	8085	REA	RMA '		. •
0	1	Ĺ	000073 3.	2800	MRDY	RF	RMA	
0	1	Ľ	000151]	320	REA	RF	RHA	
0	1	C	000057]	360	REA	RFL	RMA .	
G	1	[000077 3	360	RDL	RHA		
Ú	1	Ĺ	000117 3	360	ROL	REA	RMA	
RHAL			11					
O	1	[000121 3	160	REAL	RMAL		
0	1 '	Ľ	000102 1	200	REAL .	RMAL		
. 0	1	E	000163]	200	MRDY	RCD ·	RMAL	
0	1	£.	000105 3	240	REAL	RFH	RMAL	
O	1	Ĺ	000125]	240	REAL	RMAL		
Ω	1	Ĺ	000106]	280	R D	REAL	RMAL	
0	1	r	000075]	280 A	REAL	RMAL	RPL	
0	1	Ĺ	000112 3	2808	MRDY	RFH	RMAL	
Ú.	1	Ĺ	000030 3	320	RD	REAL	RMAL	RPL
0	1	C	000070)	320	REAL	RMAL	•	
. 0	• 1	L	000136 3	3 ለ ወ	RD.	REAL	RMAL	
RPL	•	•	16				, .	
0	1	Ľ	000100 3	160	* REA	RMA	RPL.	
0	1	τ	000140 3	160	RPL ·			
0	1	C	000047)	280	RCD	RPL		
0	1	[000107 3	280	RD	RPL		
0	1	E	000147 3	280	RDII	RPL		
C	1	ſ	000034 3	A 08 S	REA	RMA	RPL"	
Ú	1	ι	000054 3	280A	REA	RPL		
Ú	1	C	000075	280 A	REAL .	RMAL	RPL	
0	1	ľ	000134 3	VOR2	RF	RPL	\$ 100 mg	
O	. 1	Ĺ	000135 3	A 0 8 2	RFII	RPL	•	

0	1	Ĺ	000155 3	2801	RPL			
0	1	Ľ	000012]	2808	RPL		*,	
0	1	Ľ	000072 3	2808	RCD	RDH	RPL	
0	1	ſ.	000030 1	320	R D	REAL	RMAL	RPL
0	1	C	000131 3	320	RD \	REAL	RPL	
Ú	1	L	000116)	360	RPL	• .		

		COMBINATI	ON LIST	117 ENTRIES
0	160			•
O	160	RDH		.•
0	160	R D		• *
0	160	RD '	REAH	
0	160	RDL		
0	160	RDL	REAH	
0	160	REAH	•	
0	160	REV	•	•
O	160	REA	RNA	RPL
0	160	REA	RMA	
0	160	REAL		
0	160	REAL	RMAL	
O	160	RPL		•
0	160	RMA		•
0	160	·· DXMRDY		•
0.	160	RCD	•	
0	500		•	
0	500	ROH	•	
.0	500	R D	ī	•
0	200	RDH	REAL	
0	200	RDL	•	
0	500	REAH		
0	200	REA	RMA	•
0	-200	REAL		•
0.	200	REAL	RMAL	
0	500	RFII	•	
0	200	· RF		
U	200	RFL		
0	200	RHA		
0	200	MRDY	RFIL	
0	200	RCD	RF	
O	500	MRDY	RCD	RMAL
U	240			
O	240	RDII	* :	•
0	240			
0	240	RDII	RF	
0	240	RDL	RF	
				•

1						
ļ.					• 	
1	D	280A	RFH	RPL.		
1	U.	280V	RFL			
1	0	280A	RPL .	•		
1	0	280 A	RMA	• *		
1	0	280A	'RF	RMA	•	
1	O	580B	RPL	n #		
1	0	280ь	R C D	RF		
1	٥	2800	REA	RHA		
1	0	5808	MRDY	RCD	. •	
,1	O	5808	MRDY	RFH		•
1	0	580B ·	MRDY	RDH	•	
1	()	5808	RCD	RDII	RPL	
1	0	5808	MRDY	RF	RMA	
1	0	5800	MRDY.	RFH	RMAL	
Ì	Ω	2806	RDL	RF		
1	Ω	2800	RDH	REAL	<i>\$</i>	
1	. 0	320		•		•
1	0	320	R D			
1	0	320	RD	REAL	RMAL	RPL .
١	0	320	RDH	REAL		
1	Ū	320	RDL	RFL		No.
1	0	320	REAH	RF		
1	0	320	REAL	RHAL		
1	0	320	RFH			
ì	0	320	RF	,		•
1	0	320	RFL	•	•	
1	O	320	RCD	R F		
1	0	320	K D	REAL	RPL	
1	0	320	RD	RF		
i	0	320	REA	RF	RMA	
ì	0	320	RCD	RDH		
)	0	360	•			
i	Ø	360	RFH			
i	Ö	360	R F	•		
Í	ö	360	RFL	3		
i	Ü	360	R C D	RDH	•	
i	Ö	360	REA	RFL	RMA	
i	Ö	360	RDL	REAL	*****	•
•	U	J 0.13	11 P L	44 is #-	•	

	•				
1	Û	240	REAH	RFII	
1	0	240	REAH	RF	*
1	0	240	REAH	RFL	
1	: 0	240	REAL		
1	Ø	240	REAL	RFH	RHAL
1	0	240	R F 11	RMA	
1	Õ	240	REAL	RMAL	
1	0	240	Rf	RMA	
1	0	240	RFH	•	•
1	0	240	RF		
1	0	24ti -	RFL	•	
1	Û	280			
1	U)	280	RCD		
1	0	280	RCD	RDH	•
1	0	280	RCD	RDH	RDL
1	0	5 የ ዐ	RCD	REAL	
1	Û.	280	RCD	RPL	•
1	Û	280	RDH		
1	0	280	R D	•	
1	0	280	R D	REAL	RMAL
1	0	280	RD	RPL	
1	()	280	ROH	REAH	
1	û	280	R 611	RFII	•
1	()	280	RDH	RFL	
1	0	280	ROH	RPL	:
1	0	280	RDL		_
1	0	280	RDL	REA	RMA
1	0	280A	RDL	RMA	
1	. 0	280A	RFA		
1	O	A085	REA	RMA	RPL
1	0	. 280 v	RDL	RFL	
1	Ø	280A	REA	RPL	
1	0	280 V	REAH	RFH	
1	0	280 V	REAH	RF.	
1	0	280A 8-	REAL	RMÁL	RPL
1	0	80 A	RFH		
1	ប	A 08 S	RF	4	
1	Ü	280 V	R F	RPL	

CLOCK INFO	ATION REV 4	P400 4/4	174
1 0 360	RDL	RMA	· ·
1 0 360	RPL		
1 0.360	RUL	REA	RMA
1 0 360	, RD	REAL	RMAL

CLOCKS SORTED NUMERICALLY

000000:	030000	160
000001:	030200	RDII, 160
000002:	030000	200
000003:	030200	RDII,200
000004:	030000	240
000005:	030200	RDU,240
: 0000000	030000	280
000007:	030010	RCD,280
000010: 🕟	.030000	320
-0 00011:	030300	RD,320
000012:	. 020000	RPL,2800
*000013:	036010	RCD_RF_280B
000014:	030160	RDL,RMA,280A
000015:	170000	REA,280A
000016:	030000 .	360
000017:	034000	RFH,360
000020:	030300	RD, 160
000021:	130300	RD, REAH, 160
.000022:	030300	RD,200
000023:		RDH/REAL/200
000024:	030300	RD, 240
000025:	036200	RDH, RF, 240
: 650000	030210	
000027:	030310	
000030:	060320	RD, REAL, RMAL, RPL, 320
000031:	070200	RDH, REAL, 320
000032:	170060	REA,RMA,2800
000033:	030012	RCD, MRDY, 280B
000034:	160060	REARMARPL, 280A
000035:	032100	RDL, RFL, 280A
: 680000	036000	RF.360
000037:	032000	RFL-360
000040:	030100	RDL,160
000041:	130100	ROLAREAH, 160

CLOCK NFORM	ATION REV	4 P400 4/6/76
	orge Section	
000042:	030100	RDL,200
000043:	130000	REAH. 200
000044:	036100	RDL, RF, 240
000045:	134000	REAH, RFH, 240
000046:	070016	RCD.REAL.280
600047:	020010	RCD,RPL,280
000050:	. 032100	RDL, RFL, 320
000051:	136000	REAH, RF, 320
000052:	034002	RFH, MRDY, 280H
000053:	030202	RDH, MRDY, 280B
000054:	160000	REARPL, 280A
000055:	134000	REAH, RFH, 280A
000056:	030210	ROH, RCD, 36D
000057:	172060	RFL, REA, RMA, 360
000060:	130000	REAH, 160
000061: .	170000	REA,160
000062:	170060	REARRA, 200
000063:	070000	REAL/200 .
000064:	136000	REAH, RF, 240
000065:	132000	REAH, RFL, 240
000066:	030200	RDH,280
006667:	030300	RD.280
000070:	070020	REAL, RMAL, 320
000071:	034000	· RFII.320
000072:	020210	RCD,RDII,RPL,280B
000073:	036062	RF.RMA.MRDY.280B
000074:	136000	REAH, RF, 280A
000075:	040020	REAL, RMAL, RPL, 280
000076:	070100	ROL/REAL/360
000077:	030160	RMA, RDL, 360
000100:	160066	REARMARPL, 160
000101:	170060	REA,RMA,160
000102:	070020	REAL, RMAL, 200
000103:	034000	RFH.200
000104:	070000	REAL, 240
000105:	074020	REAL, REIL, RMAL, 240
000106:	070320	RD, REAL, RMAL, 280
: 600107:	020300	RD,RPL,280

		•
000110:	036000	RF,32U
000111:	032000	RFL,320
000112:	034022	RFH,RMAL,MRDY,2800
000113:	036100	RF,RDL,280B
000114:	034000	RFH,280A
000115:	036000	RF, 280A
000116:	020006	RPL,360
000117:	170160	REARRARDL,360
000120:	070000	REAL, 160
000121:	070020	REAL, RMAL, 160
000122:	036000	KF,200 .
000123:	032000	RFL,200
000124:	034060	RFIL, RMA, 240
000125:	070020	REAL, RMAL, 240
000126:	130200	RDH-REAH-280
000127:	034200	RDH, RFH, 280
000130:	036010	RF,RCD,320
000131:	060300	RO, REAL, RPL, 320
000132:	070200	RDH, REAL, 280B
000134:	026000	REARPL, 280A
000135:	024000	RFH, RPL, 280A
000136:	070320	REAL, RMAL, RD, 360
600140:	020000	RPL,160
000141:	030060	RMA,160
000142:	030060	RMA,200
000143:	034002	RFII, MRDY, 200
000144:	036060	RF,RMA,240
000145:	034000	RFH,240
000146:	032200	RDII, RFL, 280
000147:	020200	RDH, RPL, 280
000150:	036300	RF, RD, 320
000151:	176060	RF, REA, RMA, 320
000154:	032000	RFL,280A
000155:	020000	RPL,28UA
000160:	030004	DXMRDY,160
000161:	030010	RCD, 160
000162:	036010	RCD, RF, 200
000163:	030032	RCD, MRDY, RMAL, 200

والأراب المسابقة بالمراج الأراب المراشي الراج

000164:	036000	RF,240			
000165:	032000	RFL,240			
000166:	030100	RDL 280			
000167:	.170160	RDL/REA/RMA/280			
000170:	030216	RCD, RDH, 320			
000174:	030060	AUS24AMA			
000175:	- 034040	RF,RMA,280A		(
			•		

UA UIS IS IA OTHER 1AC'S P400 IAC'S REV 03 MS-MHJ 4-6-76

This listing shows all of the IAC's and the combinations that may be used together. Some cobinations are shown explicitly, and the others may be determined as follows:

(1) IA type IAC's may be used together as shown explicitly. They may also be used together with any others which do not use the IA field.

(2) IAC's which have a UA field of () or 1 shown cannot be used with any other non-IA field IAC.

(3) IAC's having a specified UIS field but no UA field specified may be used together with any other class (3) IAC having the same UIS field. Or-ing the IS bits together requests the several IAC's.

JA

(4) UACC1 and UACC2 may be used with any class (1) or class (3) IAC (or both), but not with any class (2) IAC.

ALL NUMBERS ARE IN OCTAL

*					·
1 A C	UA	UIS	15	Ì٨	OTHER IAC!S
		Ann ann Ann	ma 40		•
				. •	•
ACKPE	1	0	13		•
ADRTR	0	0	17		
BAL				22	
DAL				26	INCREA
BDSW	÷	4	10	,	
. CHI	Ω	U	14		
CRDXL		5	02 .		•
DEB	1	O.	14		
DECREA				04	SHFT SACC1
DECREA				0.6	SHFT
DECREA		. •		17	•
EAF		7 :	02		
END		4	04		
ESCPN	0	Ô	12		
	_	•	•		

```
13
LSSTRB
                                04
FRADE
                                10
FETCH
                                16
GATE
           n
                                11
ICPN
                                           03
                                                SHFT
                                                           IHCREA
IEX .
                                           03
                                                SETCC
1 E X
                                           25
IEX
                                                SETCC32
                                           31
                                                SACC1 .
                                                           SETCC32
JEX
                                           36
                                                SACC1
                                                           RTH
                                                                      SETCC
IEX
                                                           SACCI
                                                SHFT
INCREA
                                           0.5
                                           03
                                                SHFT
                                                          IEX
INCREA
                                           05
                                                SHFT
INCREA
                                           15
INCREA
                                           26
                                                DAL
INCREA
                                01
IND .
                                04 .
IND16
INTRP
                                03
                                10
INH1
                                1)2
INK
                                00
INVCI
                                12
LISTLD
                      0
LCAL
                                17
           Chit selections are encoded in the IS field as follows:
           c= call
                                00
           C= ALH16
                                01
         · C= PLINK
                                02
           C= ALLCOUT
                                03
                     (note: this is not staticized - do not clock RF or RMA
           on a step which uses this CBIT select,)
                                04
           C= COUT
                                05
           c= apho1
                                06
           C= ALHOV
           C= SOVFL
                                07
          LINK bit selections include the MSU of the IS field
           and shift information as well.
          L= ALHO1
                                MSD IS field = 0 or 1. Any SHIFTSLEFT BD select.
           L= COUT
                                MSB 1S = 0
```

) UA		UIS		1 S		1 V	01 1	AC'S		37.	
		٠										
		BDH03			MSB			= 10)				
LDIAG	L=	ALL16	3		MSB	15	field =	0 or 1.	Any SHII	FT\$RIGHT B	D select.	
LDRPL	O		0		17 03		30				•	
LDRP	Ö	;	Ö.		07							
LDTARL	ő		0		06		•			•	•	
LLATCH	_		3		17			• .		•		
LMOD					• •		10	SACC1		•		
LMOD							11	SETCC				
LMOD			•				23		•			
LMOD					•		37	SACC1	RTN	RXM		• •
LPID	1	·.	O		05				•			
LSTLB .	1		\mathbf{O}		11		•					•
NOP	_						24			•		
НОР	0		Ü		00		•					
ORDXL	4		6		10							
PFL DAD	1		0		02			•				
POP RADE	1		0		15		,					
RCCPN	() ()		. 0	•	05		•					
RACPN	U		U		10		49	CCTOO				
RACPN				•			12 13	SSTRB				
RDATE			6		01		13					
IORETRY	0		Õ		15							
SSTEP	. 1		o~		06							
RPIO			6		02		-	•				
RSTRD			4		01							
RSYSC	0		C		16							•
RTN							34					
RTN		•					35	SACC1			•	
RTN							. 36	SACC1	IEX	SETCC		•
RTN						• •	37	SACC1	LMOD	RXM	(200 ns.	Min. STrue)
RXM				•			33			1	(200 his.	Min. Step) Min. Steps) Min. Steps)
RXM		•					37	SACC1	LMOD	RTN	(200 n.s.	Min. Stepl)
SACC1							01	SHFT				
SACCI			+ A				02	SHFT	INCREA			
SACC1				•			04	SHFT	~DECREA			
SACC1							10	LMOD				

SACC1

SACC1

SACC1

SADE

SACC1

SCPN

SDATE

SETCC

SETCC

SETCC

SETCC 32

SETCC32

· SETCC32

SHFT

SHFT

SHFT

SHFT

SHFT

SHFT

SHFT

SPARE

SPARE SP10

SSTRB

SSTRU UACC1 UACC2


LARAK .


ក់ចូលx


SETCC .

	BDX= MISC	14
UHSM	. 1	03
	Any uhsm can use	the two LSB*s of the 15 field
	to select the Mei	mory cycle as follows:
	HSM= READ .	00
	HSM= INTREAD	01
	HSM= WRITE	02
	HSM= INTURITE	03
UPCI	1 0	01
WKN	•	27

	C	S								d 1	u								40	ļ <u>,</u>	
	4.7	-27	1-67	010	1 1	25	53-	7.7	125	ريا ديا	-4-5	125	0.6	١,	9	7.9	23		63-	-23	
init	I	1				1	Ę.H	11	co	изп	V N	7				ŀ				!	
and durka	0	 	O	DCY	11-12	٥	E1 Y:U	econ		!cr		EX 12		i	16		İ		apl g		
and intim	0	1	٥	nc//	1-12	i	26,17	end	ochi	Gr	J.	scilz			116 Liv		3		nd:		
end. Dranel	0	1	1	BEY	1-12	9	विश्व	9	PIYA PIAC		MIT				16			all co	7/		
decode/EAF	1	0	0	1	Ö			mi	oc	Ct.	ino()	ian	Þ	EC	be	/ F	ŲĿ,	1	!		
RTN	1	0	Ī	0	0	4								1				1	11	1	
BDII transky	I	0	i	Ö		1	1			-1			71								
whend transh	a	·a	4		ŀ		1 3	ranc	Li	odd	ress	(3.6	10	37	16)					
Isrit and INCRIN	0	a	·		i	E	HI	5	cor	ritar	は							ŀ			
			,									: 1							• ′	1	







0-4-4-4-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-	0-000 7-607	z V16
يا را	J	

MH 1/75 Rev 2 3/15/76 Jump Codes

Jump Codes

Jump Codes

Are arranged by the bit

they affect and the RCA 12-14

they which selects them. 4,8,12, and 16 way

branches alre RCM floods group in them

the same RCM flood lade group.

The same conditional returns ravailables

also table allows conditional strances to be

thosom. Code O (RCM 62-64 =0) CRTN JC16 JC15 J014 JC13 1 ADLOG REAL 16 REALIS REALIF. 5 ADLOS ADLOT REAL07 ADL 06 ADL05 7 NDL01 MODNUM DL.O.I ADLA FSHINKS IOBUS FSPLUS 4 MAL NADLOT NAPL'06 CRS 2 NADLOG Codel JC16 JC15 JC14 JC13 1 ALHO115 BBH05 BBH04 BBHOL 1 NALHO! FPOSTX ALH 01. ALHO9 3 ALBZNE AL32NE ALHO115 ALCCOUT 4 AL 32 EG NEAC (3 REAHOS. REAHOL 5 ALCCOUT . ALBZEQ NALHOI TNBBHOA RPH03 BOHIO * If a conditional Keturn is used, only a TC16 branch may be chosen.

Code 2 JC13	JC14	JC15	JC16	CRIN
NETAOK	REU!	REAL 12 NGFCTF ALHNE	GAPRIR	TGFCTX 5 FLEX 1 ALHNE
		ALHEQ AL32NEIS BBH09	ALHEE CCGE NRFHOL_	2 ALHEQ 3 ALHLT 4 ALHGE 6 RFH02_
Code 3 <u>JC13</u>	JC14	JC15	JC16	
CPCEXT	BPCMOD2 JCAP!		AL32LE	ALHAT ALHLE
	· · · · · · · · · · · · · · · · · · ·		AL326T_3 ALLNE 4 TCAP2,_5	AL3ZUT
JC13	JC1.4	JC15	JC16	CKTN
EALLANIZ.	QUOT.	NSEGOK EAIZORIS CCGEIS	GSKP.	5 SOUFL
		REALOI	REALOZ	3 CONE. 4 CCEQ

Code 5			•	
<u>JC13</u>	JC14	JC15	JC16	CRTN
TMR - BDH13	50H14	EXTNT.	NRUN :	*
	BD HO1 -	,	•	1 CCCE_
• •		ALHCOUT	NRFLOC	
code 6	# / •		144	<u>je.</u>
JC13	JC14	Je13	JC16_	CRTM
NFMC 2		ANII.	- POBIT	
BBHOT	LINK 3		ALHOU	2 Xis
		BBHO8.	· ALHCOUTIG	
Code 7		RMAVLO _		
JC-13	JC14		JC16	
FVIM NBrcxB		MODI	PFIZ INMOD	NSREQ
	NSREQ.	GRECMI.	ALL16!	- CERSCA!
. ` `		RDRFI	NREACAL 4	MACCIL-
			•	

C 76

		**		
JUMP CONDITIONS SORTED ALPHABETICALLY 4/6/7	JUMP CONDITIONS	SORTED	ALPHABETICALLY	4/6/76

HP CON	D FUNCTION	FOUND	COPE	CRYN
\				
L05	ADRESSABLE LATCH	JA14-1	CODE O	CRTN-5
AULUG	ADDRESSABLE LAYCH	JA15-4	CODE O	CRIN-1
/FL07	ADDRESSABLE LATCH	JA16-4 .	CODE O	CRYN-3
A1 32EQ	BOTH ALH AND ALL EQ ZERO	JA16-5	CODE 1	CRYN-4
/132GT	ALH AND ALL > ZERO	JA16-5	CODE 3	CRTN-4
AL32LE	ALH AND ALL > OR = ZERO	JA16-4	CODÉ 3	CRTN-3
F132NE	BOTH ALH AND ALL NE ZERO	JA16-4	CODE 1	CRTN-3
AL 32NE15	ALH AND ALL NOT EQ O	JA15-6	CODE 2	
ALCCOUT	ALC CARRY OUT	JA14-1 .	CODE 1	CRTN-5
ALCM1	ALC = MINUS ONE	JA15-6	CODE 6	
ALH01	•	JA16-3	CODE 1	
F1.110115	• • • • • • • • • • • • • • • • • • •	JA15-4	CODE 1	CRTN-1
A1 1109		JA15-3	CODE 1	
ALH16		JA16-3	CODE 2	
A: HCOUT	ALH CARRY OUT	JA15-6	CODE 5	
A: HCOUT16	CARRY OUT OF ALH	JA16-7	CODE 4	
* HEQ	ALH EQ ZERO	JA15-5	CODE 2	CRIN-2
AHGE	ALH GREATER OR EQ ZERO	JA16-5	CODE 2	CRTN-4
FIUGT	ALH > ZERO	JA15-4	CODE 3	CRTN-1
FLIILE	*ALH < OR = ZERO	JA15-5	CODE 3	CRIN-1
ALHLY	ALH LESS THAN ZERO	JA16-4	CODE 2	
ATHNE	ALH NOT EQ ZERO	JA15-4	CODE 2	CRYN-3
ALHOV	ARITHMETIC OVERFLOW	JA16-4	CODE A	CRTN-1
ALLO1		JA15-6	CODE 3	CRTH-3
41 L 1 6		JA16-4	•	
ALLNE	ALL NOT = ZERO	JA16-6	CODE 7	CRTN-3
A HO	ADDRESS MODE O		CODE 3	
A+ 1	ADDRESS MODE 1	JA14-0	CODE 6	
%: 2	ADDRESS MODE 2	JA15-3	CODE 6	
	VANCESS LIGHT C	JA16-3	CODE 6	

/ co	PE	
------	----	--

CRTH .

(`			
JMP 🕍 🤅	FUNCTION	FOUND CODE	CRTN
) ************************************		
\$ KP	SKIP NET SAYS SKIP	JA16-3 CODE 4	
IKLV	MEMORY ACTIVE CAN INTERLEAVE	JA15-2 CODE 7	
JPMOD ****	DMX INPUT MODE LINE	JA16-3 CODE 7	
ารถบร	CHECK DURING DMX, PIO, INT	JA13-1 CODE O	
JCAP1	ADRESS TRAP DECODE .	JA14-1 CODE 3	CRTN-5
JCAP2 .	ADRESS TRAP DECODE	JA16-7 CODE 3	
JEP COND	FUNCTION	FOUND CODE	CRTH
LINK	LINK FLIP-FLOP	JA14-1 . CODE 6	CRTN-5
0.000	1/0 DUS MODE LIKE O	JA14-0 CODE 7	
60D1	1/0 BUS MODE LINE 1	JA15-3 CODE 7	
1. (DNUM	MEMORY ODD/EVEN MODULE .	JA16-2 CODE 0	
11 v D L U 6	ADDRESSABLE LATCH	JA15-5 CODE O	CATN-2
N. ADL O.7	ADDRESSABLE LATCH	JA16-5 CODE O	CRTN-4
NALHO1		JA15-5 CODE 1	CRTH-2
NATHOA	NO ARITHMETIC OVERFLOW	JA16-5 CODE 6	CRTN-4
HALL16	· · · · · · · · · · · · · · · · · · ·	JA16-5 CODE 7	CRTN-4
NEBH04		CODE 1	CRTN-7
HI DHUS	•	JA16-5 CODE 5	CRTH-4
NI ITTST	MUX OUTPUT-SEL BOH FROM REAL	JA15-7 CODE 3	
HIPCXB	NO EXTENDER FOR DMX	JA13-0 CODE 7	
NCIAOK	CACHE INDEX NOT OK	JA13-1 CODE 2	
NELO1	•	CODE O	CRTN-7
LAC13	REAL 13-16 NOT = -1	JA13-0 CODE 1	
HEXINT		' CODE 5	CRYN-7
1: - M C	NOT MACHINE CHECK	JA13-0 CODE 6	
HIADRI		JA13-1 CODE 3	
HI AV I.OL	in care and a second	cope 3	CRTN-7
HIFCTR	NO FETCH CYCLE TRAP	JA15-2 CODE 2	
RSCV1	REAL12-16 NE MINUS ONE	JA15-5 CODE 7	CRIN-5
INLV	000000000000000000000000000000000000000	CODE 7	CRTN-7
hi IDOK	PROCESS ID NOT OK	JA13-1 CODE 4	
CKEACO1	CARRY OUT OF TOP OF REAL	JA16-7 CODE 7	•
NEADY	NOT READY (PIO)	JA16-3 CODE 3	
NRFHO1		JA16-7 CODE 2	
FFFL01		JA16-6 CODE 5	_
FMAVLD	RMA VALID ON A CHECK	CODE 6	CRTN-7
KEUN	CONTROL PANEL SAYS STOP	JA16-2 CODE 5	
.: CEGOK	NO MATCH IN STLU	JA15-2 CODE 4	

'IMB CON	FUNCTION	F O U N D	CODE	CRTN	47.
		JA16-2	CODE 4		
M! EGTR	NO STLB TRAP	JA14-1		CRTN-0	
# SREQ	NO DMX REQUEST PENDING	JA15-4	CODE 6	CRTN-1	•
NACS	NO EXTENDABLE CONTROL STORE	JA15-4 JA16-2	CODE 6		· ·
CEBIT	PRE-C BIT (CUIT SOURCE)	JA16-2			
FII		JA13-0	CODE 2		
אַאין	PROCESS EXCHANGE MODE	JA14-0	CODE 4		
ACROT.	QUOTIENT BIT	JA15-6	CODE 7		
FI:RP1	RP DACK-UP COUNTER 1	JA16-6	CODE 7	•	
RURPZ	RP BACK-UP COUNTER 2	1115-6	CODE 1		
FEAHCT	•	JA16-6	CODE 1		
K CAHOS		JA15-6		•	
REALOT :			CODE 4		
REALO2	,	JA16-6			
i. E A L O 7	•	JA13-0	CODE O	•	•
1. EAL 11	•	JA14-0	CODE 2		
• EAL12		JA15-3	CODE 2		•
FAL14	• • • • • • • • • • • • • • • • • • • •	JA14-0.	CODE O		
E A L 15	•	JA15-3	CODE O		
FAL16		J 1 1 6 - 3	. CODE U	CO74 .4	
· HO2				CRTN-6	
! AVLD	RMA VALID ON A CHECK	JA15-2			
. 1103	RING ZERO IF RESET	JA16-7	CODE 1		
FGOK	•		CODE 4	CRTN-7	
: 6VFL	SHIFT OVERFLOW (ALHO1 NOT * A	LHJ	CODE 4	CRTN-5	•
1 FR	CPU INTERNAL TIMER OVERFLOW.	JA13-1	CODE 5		
VIRY	U-VERIFY ROUTINES IF TRUE	JA16-2	CODE 3	•	
cs	EXTENDABLE CONTROL STORE	JA15-5	CODE 6	crth-2	

JUMP CONDITIONS -- SORTED BY CODE GROUP 4/6/76

	•			•
*	CHUCTION	FOUND	CODE	CRTN
JMP COND NDLO1	FUNCTION .	runn	CODE O	CRTN-7
		JA13-0	CODE O	CRINI
REALO7 IOBUS	CHECK DURING DMX PIO INT	JA13-1.	CODE O	
REAL 14	CHECK DOKING DHXXIIOXIA	JA14-0	CODE O	
ADLOS	ADRESSABLE LATCH	JA14-1	CODE O	CRTN-5
ADEO3	DIAGNOSTIC LATCH	JA15-2	CODE O	prije s
REAL 15	PINGROUTIC EXICH	JA15-3	CODE O	
ADLOG	ADDRESSABLE LATCH	JA15-4	CODE O	CRTN-1
NADLO6	ADDRESSABLE LATCH	JA15-5	CODE O	CRTN-2
FSPLUS	ADDRESSABLE LATCH 1	JA15-6	CODE O	
МОРИЧМ	MEMORY ODD/EVEN MODULE	JA16-2	CODE U	
REAL 16 .	indicate or a train from the	JA16-3	CODE O	•
ADLU7	ADDRESSABLE LATCH	JA16-4	CODE O	CRYN-3
NADL 07	ADDRESSABLE LATCH	JA16-5	CODE O	CRTN-4
FSMINUS	ADDRESSABLE LATCH 2	JA16-6	CODE O	
CRS	CURRENT REGISTER SET	JA16-7	CODE O	
พะกท04			CODE 1	CRTN-7
NEAC 13	REAL13-16 NOT = -1	JA13-0	CODE 1	
FPOSTX	POST INDEXING NEEDED	JA13-1	CODE 1	
681101		JA14-0	CODE 1	
ALCCOUT	ALC CARRY OUT	JA14-1	CODE 1	CRTN-5
BBHO4		JA15-2	CODE 1	
ALHO9		JA15-3	CODE 1	
ALH0115		JA15-4	CODE 1.	CRYN-1
NALHO1		JA15-5	CODE 1	CRYN-2
REAHO1		JA15-6	CODE 1	
BBH10		JA15-7	CODE 1	
.00005		JA16-2	CODE 1	
ALHO1	,	JA16-3	CODE 1	
VT35NE	BOTH ALH AND ALL NE ZERO	JA16-4	CODE 1	CRTN-3
VT 35 Ed	BOTH ALH AND ALL EQ ZERO	JA14-5	CODE 1	CRTN-4
RPH03	RING ZERO IF RESET	JA16-7	CODE 1	
REAHO5		JA16-6	CODE 1	

CRTH-7 CODE 3 GFCTR JA13-0 CODE 2 · PXM PROCESS EXCHANGE NODE CODE 2 JA13-1 NCIAOK CACHE INDEX NOT OK CODE 2 REAL11 JA14-0 JA14-1 CODE 2 CRIN-5 FLEX FLOATING EXCEPTION MODE JA15-2 · CODE 2 NGFCTR NO FETCH CYCLE TRAP J 1 1 5 - 3 CODE 2 REAL 12 JA15-4 CODE 2 CRTN-1 ALHNE ALH NOT EQ ZERO CRIN-2 ALH EQ ZERO JA15-5 CODE 2 ALHEQ JA15-6 CODE 2 AL32NE15 ALH AND ALL NOT EQ C JA15-7 CODE 2 EBH09 JA16-2 CODE S GADRTR ADRESS TRAP CODE S ALII16 JA16-3 ALII LESS THAN ZERO JA16-4 CODE 2 CRTN-3 ALHLT CRTN-4 ALII GREATER OR EQ ZERO JA16-5 CODE 2 ALHGE JA16-6 CONDITION CODES >= ZERO CODE 2 CCGE JA16-7 CODE 2 NRFH01 CRTN-6 RFH02 CODE 3 CRTN-7 MGAVIOL CODE 3 JA13-0 EXTERNAL PIO REQ GPCEXT · CODE 3 JA13-1 NGADRI CODE 3 I/O MODE LINE FOR MEM INC.PIO JA14-0 BP CMOD2 AURESS TRAP DECODE JA14-1 CODE 3 CRTN-5 JCAP1 JA15-2 CODE 3 GAVIOL · ACESS VIOLATION REAL11-14 = 20 (PIO SPECIAL) JA15-3 DVEDSO * CODE 3 JA15-4 CODE 3 "ALH > ZERO CRTN-1 ALHGT JA15-5 CODE 3 CRTN-2 ALHLE ALH < OR = ZERO JA15-6 CODE 3 ALL01 MUX OUTPUT-SEL EDH FROM REAL JA15-7 CODE 3 NEITTST JA16-2 CODE 3 U-VERIFY ROUTINES IF TRUE VIRY CODE 3 JA16-3 NREADY NOT READY (PIO) ALH AND ALL > OR = ZERO CODE 3 CRTN-3 **AL32LE** JA16-4 JA16-5 CODE 3 CRTN-4. ALII AND ALL > ZERO VF35CL JA16-6 ... CODE 3 ALL NOT = ZERO ALLNE ADRESS TRAP DECODE JA16-7 CODE 3 JCAP2 CRTN-7 CODE 4 SEGOK JA13-0 REAL 11 AND 12 = 1 CODE 4 EATTANT2 JA13-1 CODE 4 PROCESS ID NOT OK NPIDOK .

P (8)	FUNCTION	• •	FOUND	LOVE	CRTN
5				•	

MP c	FUNCTION	FOUND	LOVE	CRTN
,			•	
	•			
QUOT	QUOTIENT BIT	JA14-0	CODE 4	
SOVFL	SHIFT OVERFLOW (ALHO1 NOT=		CODE 4	
NSEGOK	NO MATCH IN STLB	JA15-2	CODE 4	
E A 1 2 OR 1 5	REAL 12 OR 15 = 1	JA15-3	CODE	
CCGE15	CONDITION CODE > OR = ZERO	JA15-4	CODE 4	
CCLT	CONDITION CODE < ZERO	JA15-5	CODE 4	
REALO1	• • • •	JA15-6	CODE 4	
NSEGTR	NO STLU TRAP	JA16-2	· CODE 4	
GSKP	SKIP NET SAYS SKIP	JA16-3	CODE 4	
CCNE	CONDITION CODE NOT = ZERO	JA16-4	. CODE 4	CRYN-3
CCEQ	CONDITION CODE = 7ERO"	JA16-5	CODE 4	CRTN-4
REALÜZ 🔻		JA16-6	CODE 4	
NEXINT .			CODE 5	CRTH-7
EDH13		JA13-0	CODE 5	
THR	CPU INTERNAL TIMER OVERFLOW	JA13-1	CODE 5	• .
BDH14		JA14-0	CODE 5	
воно1	•	JA14-1	CODE 5	CRTN-5
EXINT	POWER FAILURE PENDING	JA15-2	CODE 5	
BDH15 .	•	JA15-3	CODE 5	•
CCLE	CONDITION CODE < OR = ZERO	JA15-4	CODE 5	CRTN-1
CCGT	CONDITION CODE > ZERO	JA15-5	. CODE 5	
ALHCOUT	ALH CARRY OUT	JA15-6	CODE 5	
HRUN	CONTROL PANEL SAYS STOP	JA16-2		
66H16		JA16-3	CODE 5	
поноз		JA16-4	CODE 5	
101102		JA16-5	CODE 5	
NRFLO1		JA16-6	CODE 5	
NRMAVLD	RMA VALID ON A CHECK	Q.	CODE 6	
N F M C	NOT MACHINE CHECK	JA13-0	CODE 6	
66HO7	hor mentur offer	JA13-1	CODE 6	
AMO	ADDRESS MODE O	JA14-0	COPE 6	
LINK	LINK FLIP-FLOP	JA14-1	CODE O	
		4	CODE 4	
RMAVLD	ADDRESS MODE 1	JA15-3	CODE V	
AM1	NO EXTENDABLE CONTROL STORE			
NX CS				
X C S	EXTENDABLE CONTROL STORE	JA15-5	CODE 6	
ALCM1	ALC = MINUS ONE	JA15-6	CODE 6	
80446		JA15-7	CODE 6	

•			· .	
PCBIT	PRE-C BIT (CDIT SOURCE)	JA16-2	CODE 6	
VW5	ADDRESS MODE 2	JA16-3	CODE 6	
VEHOA	ARITHMETIC OVERFLOW	JA16-4 .	CODE 6	CRTN-3
NVFHOA	NO ARITHMETIC OVERFLOW	JA16-5	CODE 6	CRTN-4
	NO RELITERATE	JA16-6	CODE 6	
CHIT	CARRY OUT OF ALH	JA16-7	CODE 6	
ALHCOUT 16	CARRI DOI OF ALD		CODE 7	CRTN-7
NINLV	NO EXTENDER FOR DMX	JA13-0	CODE 7	
NULCXB	VECTORED INTERRUPT MODE	JA13-1	CODE 7	
FVIM	1/0 BUS MODE LINE O	JA14-0	CODE 7	
	NO DMX REQUEST PENDING	JA14-1	CODE 7	CRTN-O
NSREQ	MEMORY ACTIVE CAN INTERLEAVE	JA15-2	CODE 7	
INLV	I/O BUS MODE LINE 1	JA15-3	.CODE 7	•
4001	REAL12-16 EQ MINUS ONE	JA15-4	CODE 7	CRTN-1
GRS CM1	REALIZATO EN MINUS ONE	JA15-5	· CODE 7	CRTN-2
NGRSCM1	REACTZ-18 NE MINGS ONE RP BACK-UP COUNTER 1	JA15-6	CODE 7	
RERP1 .	POWER FAILURE INTERRUPT	JA16-2	CODE 7	
PFI.	HOMEK LATERKE TALEKKOLI	JA16-3	CODE 7	•
1 ино D	DMX INPUT NODE LINE	JA16-4	CODE 7	CRTN-3
ALL16		JA16-5	CODE 7	CRTN-4
VALL 16	_			
SANGE	RP DACK-UP COUNTER 2	JA16-6	CODE 7	
VREACO1	CARRY OUT OF TOP OF REAL	JA16-7	CODE 7	

MP COND QUNCTION

P400 U-CODE TIMING .

The time for any u-step to complete is the longest path of the several required for that step.

- 1. If RCD is used, the minimum time is 280 ns.
- The times for data path operations can be computed by adding up the times for each section.
 - a. Stable ALH or ALL output:
 126 ns for logical operations.
 144 ns for 16 bit arithmetic operations
 169 ns for 32 bit arithmetic operations
 - b. Stable ALC output: +24 ns for ALC logical operations added to ALN or ALL time +42 ns for ALC arithmetic operations
 - c. Stable Cache data
 +65 ns at output of ALU's with no accellerate.
 +0 ns at output of ALU's with any accelleration
 - d. Bus D to Destination
 +100 ns to Register File.
 +34 ns to any other destination.
 160 ns from begining of cycle if ALU's not used and destination is not Register Files.
 200 ns from beginning of cycle if ALU's not used and destination is a Register File.
 - e. Bus B to Destination
 +O ALU selection is slower and they must be used for transport.
 - 3. Conditional Aranches--Returns
 a. Stable conditions at the beginning of the cycle.

160 ns for a conditional or unconditional branch.
200 ns for a conditional return
160 ns for an unconditional return
b. Other conditions
134 ns after stability for conditional branches.
(11 test is ALIINE, take 144 ns for stable ALII data and aid 134 ns for the branch giving 278 => 280 ns for the cycle.)
147 ns after stability for conditional returns.

- 4. If all Traps are disabled, then 280 ns is the minimum.
- 5. Accelleration.
 - a. Cache data because of pre-loaded RMA.

 Ignore cache in calculation.
 - ALU to RF -- previous step is like this one.
 160 ns (accellerated -- request 240) for logical and 16 bit arithmetic operations.
 200 ns (request 280) for 32 bit arithmetic operations.

The u-code assembler does a good but conservative job of calculating data path times. It does not attempt to compute the times for the live conditional branches. The use of T= XXX statements to the assembler for any conditional branch on a "live" condition is reccommended. The assembler selected times are almost always far to fast.

	من بقد مله الله الله الله الله الله الله الله	· .			
MACROSE.	OR P400**** USE PMA64 ON	LY ****	a i sa campana a matema di sa	166 1 (198 1) - 188 - 188 - 1	an angal angal magangang pendalah manipa
A MODIFI LANGUAGE	ED BNF TYPE LANGUAGE 15 U	SED TO DESCRIBE	THE P400	ASSEMBLY.	• • • • • • • • • • • • • • • • • • • •
 1	BRACKETS INDICATE OPTION	AL PARAMETERS		manda an il distribuito della constitucione di constitucione di constitucione di constitucione di constitucione	para maka sa para maka sa maka
!	SEPARATES ALTERNATIVE CH	OICES			•
<>	METASYMBOL, ITEM FITTING MUST BE SUBSTITUTED BFOR	THE DEFINITION THE SYMBOL.	I OF THE SY	MBOL	
<>;=	METASYMBOL DEFINITION		•		
:	The second secon				

--- IDNT MACRO --- THIS MACRO IS USED FOR IDENTIFICATION IDNT (<STRING>),(<STRING>),... <string>:= A STRING OF UP TO 30 CHARACTERS. THE STRING HAY NOT INCLUDE SEMI-COLONS, COLONS OR PARENTHESIS. --- ALU MACRO ---[<LABEL>] ALU [<BDEARLY SPEC>] <RF SPEC> <OP SPEC> <nb spec> => [<bd source>] <GENERIC DEST> [<TIME SPEC>]
[<1AC SPEC>] [<ACT SPEC>] [<1AC SPEC>] [<ACT SPEC>] --- OPERATOR MACROS ---[<LABEL>] <MACRO NAME> [<BDEARLY SPEC>] <GEN1 SOURCE> => .[<BD SOURCE>] <GENERIC DEST> [<TIME SPEC>] [<1AC>] [<ACT SPEC>] " <macro name>:=INC!NQT!DEE!CON <GEN1 SOURCE>:=<RF SPEC> FOR' INC,DEC := < CON SPEC> FOR CON :=<GEN2 SOURCE> FOR NOT <con spec>:=zerolminus1 [CLABEL >] TEST [CRDEARLY SPEC >] < GEN2 SOURCE > [CTIME SPEC >] [<IAC SPEC>] [<ACT SPEC>]

	40 40 60	•				•	
C <label>3NOP</label>	C <bdearly spec<="" th=""><th>>J[<t1me< th=""><th>SPEC>1</th><th>C<iac s<="" th=""><th>SPEC?]C<ac< th=""><th>T SPEC</th><th>>]</th></ac<></th></iac></th></t1me<></th></bdearly>	>J[<t1me< th=""><th>SPEC>1_</th><th>C<iac s<="" th=""><th>SPEC?]C<ac< th=""><th>T SPEC</th><th>>]</th></ac<></th></iac></th></t1me<>	SPEC>1_	C <iac s<="" th=""><th>SPEC?]C<ac< th=""><th>T SPEC</th><th>>]</th></ac<></th></iac>	SPEC?]C <ac< th=""><th>T SPEC</th><th>>]</th></ac<>	T SPEC	>]
RR MACRO -	-		- دوسو اید اماره سیده سو ۲۰ دمو	•		·whirmag dam a age gar-	*********
	, : [<bdearly spec:<br="">_<generic_dest></generic_dest></bdearly>					SPEC>J	
•	= <rf \$pec="">!<bb :<="" td=""><td></td><td>•</td><td></td><td></td><td></td><td></td></bb></rf>		•				
<gen3 source="">:=</gen3>	RPLIRPHIBPALBD	SPEC>1BHD1	BPDIREAIR	EAL TRE	MIRPI		e ga angel en i e i euro

```
<RF SPEC>:=<RF MNEMONIC> <LENGTH>
  <RF MNEMONIC>:=,!
                 X!A!B!S!Y!VSC!E!EH!EL!
GR(RD)!GR(RS)!GR(FD)!GR(FS)!
                  GR(RDN)!GR(RSN)!GR(FDN)!GR(FSN)!
                  GR (BR) !GR (DTAR)!.
                  GRH(RD)!GRH(RS)!GRH(FD)!GRH(FS)!
                  GRII(RDN) !GRII(RSN) !GRII(FDN) !GRII(FSN) !
                  GRH (DR) !GRH(DTAR)!
                  GRL (RD) !GRL(RS) !GRL(FD) !GRL(FS) !
                  GRL (RDN) !GRL (RSN) !GRL (FDN) !GRL (FSN) !
                  GRL (BR) !GRL (DTAR)!
                  LB!SB!XB!PB!
                  LBH!SDH!XBH!PBH!
                  LBL!SBL!XBL!PBL!
                  DTARZIDTAR3!DTARUIDTAR1!
                  TRO!TR1!TR2!TR3!TR4!TR5!TR6!TR7!RDMX1!RDMX2!
                  TROUETRAHETR 2H ETR 3H ETR 4H ETR 5H ETR 6H ETR 7H ER DMX 1H ER DMX 2H !
                  TROL!TR1L!TR2L!TR3L!TR4L!TR5L!TR6L!TR7L!RDMX1L!RDMX2L!
                  RF (DMA)!
                  RF(REAL)!RFH(REAL)!RFL(REAL)!
                 RF (AMAP) !RFII (AMAP) !RFL (AMAP) !
                  KEYS!OWNER!FCODE!FADDR!TIMER!
                  KEYSH!OWNERH!FCODEH!FADDRH!TIMERH!
                  KEYSL!OWNERL!FCODEL!FADDRL!TIMERL!
                  PSWPB!PSWKEYS!PPA!PPB!
                  PSWPOR!PSWKEYSH!PPAH!PPBH!
                  PSWPBL!PSWKEYSL!PPAL!PPDL!
                  DSWRMA!DSWSTAT!DSWSTATH!DSWSTATL!
                  RSGT1!RSGT2!RSGT1H!RSGT2H!RSGT1L!RSGT2L!
                  RECC1!RECC2
```

<pre><op spec="">:=<op1 spec="">!<ops spec=""></ops></op1></op></pre>	•
<pre><op1 spec="">:=PLUS!MINUS!AND!OR!XOR!TA!TB!INC!DEC</op1></pre>	
<pre><ops spec="">:=<ali spec=""> <all spec=""> <alc spec=""> <ci spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl spec=""> <cl sp<="" th=""><th>SPEC> <cc spec=""></cc></th></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></cl></ci></alc></all></ali></ops></pre>	SPEC> <cc spec=""></cc>
<pre><alh spec="">:= NULL ! ALH= (<op2 spec=""> <b spec="">)</op2></alh></pre>	(1)
<pre><all spec="">:= NULL ! ALL= (<op2 spec=""> <b spec="">)</op2></all></pre>	(1)
<pre><alc spec="">:= NULL ! 'ALC= (<op2 spec=""> <b spec="">)</op2></alc></pre>	, (1)
<pre><cu spec="">:= NULL ! (CH= COL!1!CBIT!0)</cu></pre>	
<pre><cl spec="">:= NULL ! (cl= 0!1!cbit)</cl></pre>	Sc
<cc spec="">:= NULL ! (cc= 0!1).</cc>	
<pre><op2 spec="">:=<op1 spec="">!ADD!SUB!NOT[MPY!DIV!MPYFS!FETCH!</op1></op2></pre>	ZEROIMINUS1
:=A ! ANOT!NULL	
<pre><b spec="">:=B ! DNOT!NULL</pre>	

mangana menangan mengangan menangan menangan pada ngan salah salah salah salah salah salah salah salah salah s Pada salah salah salah salah salah salah salah salah salah salah salah salah salah salah salah salah salah sal

```
<BB SPEC>:=<RCM SPEC>!<RCD SPEC> !
          (<RCM SPEC>, <RCD SPEC>) ! (<RCM SPEC>, RDL) ! (RDH, <RCD SPEC>) ! RD!
     RMA! (RMAH, RMAL)! (RMAH, SRCM. SPEC>)! (SRCD. SPEC>, RMAL)! (RDH, RDL)!
          (<RCD SPEC>/<RCN SPEC>)! .
<RCM SPEC>:= RCM <LENGTH>1= <EXPRESSION> <LENGTH> (1)
  <RCD SPEC>:= RCD <LENGTH>
<BD SOURCE> := < AD SPEC> ! < SREND SPEC>
<BD SPEC>:= 'C ' HLINCICCICLIAFHCIRFHLINAFLICAFLI
      REAIRPIDMXIBPAIH8X8UPAIDISABLE | BDXC | RFIIRFL |
            H8X811RFHLL11BDX1C10X6C1C10X6 'J' ! NULL (5) (8)
<srend spec>:= 'C '<shift spec>' ]' <end spec> !
  'C '<rotate spec>" ]' <end spec> (5)
<siiift spec>:=shifts<LR1 spec> inull
   <LR1 SPEC>:=LEFT!RIGHT!SLEFT!REALEFT
  · <ROTATE SPEC>:=ROTATES<LR2 SPEC>! NULL
 <LR2 SPEC>:=SLEFT!LLEFT!SRIGHT!LRIGHT
    <END SPEC:= NULL! E= O!LINK!ALHOO!REAHO1!ALHO1</pre>
```

```
<DEST SPEC>:=REAH!REAL!RPH!RPL!RMAH!RMAL!RDH!RDL!RDX!MEMORY!
         REA!RP!RMA!RD!RCD
<TIME SPEC>:=<ACCEL SPEC> <VAL SPEC>
  <VAL SPEC>:= 16012001240128013201360
  <ACCEL SPEC>:=UA1!UA2!T=
<!AC SPEC>:= ACKPE!ADRTR!IACBAL!BD$W!CHI!CRDXL!DBB!DECREA!EAF!ENB!
             ESCPN!ESSTRD!LDRP!LPID!RMC!RMMOD!RSYSC!
             FBADP!FETCH!GATE!IEX!INCREA!IND!IND16!INH1!INK!ICPH1
             INVCI!LISTLB!LCAL!LDIAG!LDRPL!LSTLB!LDTARL!
             LLATCH!LMOD!NTRAP!ORDXL!PFL!POP!RADE!RACPN!RCCPN!
          SETCC!SETCC32!SHFT!SP10!SSTRB!UACC1!UACC2!UBDX!
             UHSM!UPCI!WKN!SHFTREA!INCRP!MRDY!NTRAP!NOP
<ACT SPEC>:=<RDEC SPEC>!<JUMP SPEC>!<GOTO SPEC>!
            <BAL SPEC>!<CS SPEC>!RTN!NULL
  <RDEC SPEC>:= CRTN <EXPRESSION> !
                CRTN <EXPRESSION> ELSE <GOTO SPEC>1
                CRIN <EXPRESSION> <JUMP SPEC>!
                CDECODE <EXPRESSION>! .
                CDECODE <EXPRESSION> ELSE <GOTO SPEC>!
               CDECODE <EXPRESSION> <JUMP SPEC>1
 <JUMP SPEC>:=JUMP <COND SPEC> TO <ADDR SPEC> ! NULL (9)
   <cond spec>:=(<JA13>,<JA14>,<JA15>,<JA16>)
     JA13, JA14, JA15, JA16: = JUMP NET ASSOCIATED WITH BITS 13, 14, 15, OR 16
```

•

	•			*		•			:
_ <bal sp<="" th=""><th>EC>:= BAL</th><th><cond se<="" th=""><th>EC>. TO</th><th>SADDR</th><th>SPEC></th><th>IBAL</th><th><exp6< th=""><th>ESS PON></th><th>· ••</th></exp6<></th></cond></th></bal>	EC>:= BAL	<cond se<="" th=""><th>EC>. TO</th><th>SADDR</th><th>SPEC></th><th>IBAL</th><th><exp6< th=""><th>ESS PON></th><th>· ••</th></exp6<></th></cond>	EC>. TO	SADDR	SPEC>	IBAL	<exp6< th=""><th>ESS PON></th><th>· ••</th></exp6<>	ESS PON>	· ••
<cs spe<="" td=""><td>c>:= CS= CS=.</td><td>(0,<cs0 s<="" td=""><td>PEC>) 1 C</td><td>S= (1.</td><td><cs1 :<="" td=""><td>SPEC>)</td><td>ics •</td><td>(2,<cs2< td=""><td>SPEC>)</td></cs2<></td></cs1></td></cs0></td></cs>	c>:= CS= CS=.	(0, <cs0 s<="" td=""><td>PEC>) 1 C</td><td>S= (1.</td><td><cs1 :<="" td=""><td>SPEC>)</td><td>ics •</td><td>(2,<cs2< td=""><td>SPEC>)</td></cs2<></td></cs1></td></cs0>	PEC>) 1 C	S= (1.	<cs1 :<="" td=""><td>SPEC>)</td><td>ics •</td><td>(2,<cs2< td=""><td>SPEC>)</td></cs2<></td></cs1>	SPEC>)	ics •	(2, <cs2< td=""><td>SPEC>)</td></cs2<>	SPEC>)
<cs 2<="" td=""><td>SPEC>:=Bt</td><td>HIRCSIEAF</td><td>IDECODE</td><td><expr< td=""><td>ESS 10</td><td>1></td><td></td><td>٠.</td><td></td></expr<></td></cs>	SPEC>:=Bt	HIRCSIEAF	IDECODE	<expr< td=""><td>ESS 10</td><td>1></td><td></td><td>٠.</td><td></td></expr<>	ESS 10	1>		٠.	
<expr< td=""><td>ESSION>:=</td><td>ANY VALID</td><td>PMA EX</td><td>PRESSI</td><td>ON</td><td>ing grann</td><td></td><td></td><td></td></expr<>	ESSION>:=	ANY VALID	PMA EX	PRESSI	ON	ing grann			
	(NONE E)	IVATE ADD ISTS FOR IN SETS	B AND 1	6-WAY	BRANCI	IES)			s .

. . .

.

(1). IF HORE THAN ONE ARGUMENT IS USED IN ANY FIELD, PARENTHESES NUST BE USED TO ENCLOSE THE ENTIRE ARGUMENT LIST. 1E. (A,32) WOULD BE AN EXAMPLE OF <RF SPEC>. ALSO, SEE NOTE 7 BELOW. (2). <LENGTH>:USED ONLY WHEN THE DEFAULT LENGTH OF A REGISTER IS TO HE OVERRIDDEN (3). <GENERIC DEST>:DESTINATIONS CAN BE CONCATENATED AS (RPH/REAN) (4). <COND/ADDR SPEC>: NUMBER OF ADDRESSES HUST EQUAL 2**(NUMBER OF CONDITIONS) (SEE 10. BELOW) (5) - <BD SPEC>/<SHIFT SPEC>/<ROTATE SPEC>: IF ANY ONE OF THESE EXISTS, IT MUST BE ENCLOSED IN BRACKETS []. IE. [HL] AND [SHIFTSLEFT]. NOTE THAT THERE MUST BE A SPACE AFTER C (6). <BD SPEC>: CONCATENATION CAN BE SPECIFIED AS (RPN, RCD). (7). <ADDR SPEC>: SEPARATE THE ITEMS IN THE LIST (8). <BD SPEC>: THE DEFAULT IS HE (9). THERE IS A MAXIMUM OF 32 CHARACTERS WITHIN PARENTHESIS. (10). FOR 8 AND 16-WAY BRANCHES, MERELY SPECIFY THE FIRST ADDRESS, SINCE PMA IS UNABLE TO HANDLE THE LONG STRING THAT WOULD BE GENERATED BY LISTING THEM ALL. THE USER IS THEN RESPONSIBLE FOR ALLOCATING ALL 8 AND 16-WAY DRANCHES PROPERTY.

=>,],MIDDLE,ON,ELSE

```
(ALII=)=99, (ALL=)=100, (ALC=)=101,)
         (E)=102, (E=)=103, (HOLE)=104, (TR=)=105,
        (L=)=106,(CH=)=107,(CL=)=108,(CC=)=109,(SETLATCH)=110,;
         (C=)=114,(=)=115,(UA1)=116,(UA2)=117,(T=)=118,;
        (JUMP)=120, (CDECCDE)=121, (CRTN)=122, (GOTO)=123, (BAL)=124,;
         (BDX=)=127, (HSM=)=128, (CS=)=129, (TO)=130, (ALSO)=131
          SEE <RCM SPEC>
R = NONE ITOMX INX IALL (DEFAULT IS ALL)
= COIT!COUT!PLINK!ALHOV!ALH16!BDH01!SOVFL!ALLFCOUT
IOLE IN MIDDLE. * (USED WITH <SHIFT SPEC> AND <ROTATE SPEC>
= SEE <END SPEC>
= ALHO1!ALL16!COUT!BDHU3
LH=
         SEE <ALH SPEC>
         SEE <ALL SPEC>
ill=
         SEE <ALC SPEC>
H=COL!1!CBIT!O
                   NOTE**
                   IF CH,CL OR CC IS USED COPS SPEC> MUST BE USED
:L=0!1!COIT
                  TO SPECIFY COP SPEC>
: c = 0!1
ETLATON N
ILESETLATON N
HETOLTCH N
HESETDLY CH N
SM= <MEM SPEC>
HEM SPEC > := READ | WRITE ! INTREAD | INTURITE
 pri= < BOX SPFC>
```

	PEC>:=BM				
UA1		CELERAT			
U A Z	USE AC	CCELETAT	£ 2		
T =	TIME=	•			•••
JUMP		,*			
6010					
)AL		•			
CRTN					
CDECODE					
ro	• • • •	•	••		
=>	•			•	

The second second control of the second seco